|
Leveraging Spatial Analysis on Homogonous Regions of Color Images for Skin Classification
|
|
|
A High-Speed Low-Power Multitask Digital Vision Chip
|
|
|
Reconfigurable Hardware Implementation of Gigabit UDP/IP Stack Based on Spartan-6 FPGA
|
|
|
A Face Detector Based on Color and Texture
|
|
|
Boosting Performance of Face Detection by Using an Efficient Skin Segmentation Algorithm
|
|
|
High-speed and Pipelined Finite Field Bit-Parallel Multiplier over GF(2 m) for Elliptic Curve Cryptosystems
|
|
|
Design of a Low- Power and Low- Cost Booth- Shift/ Add Multiplexer- based Multiplier
|
|
|
Activity aware clock gated storage element design
|
|
|
Soft-error hardened redundant triggered latch
|
|
|
Design of a neuromorphic edge detector vision chip with color and intensity change disambiguation
|
|
|
Fault coverage improvement and test vector generation for combinational circuits using spectral analysis
|
|
|
A low power D3L 16-bit radix- 4 pipelined SRT divider
|
|