High-speed hardware architecture of scalar multiplication for binary elliptic curve cryptosystems

High-speed hardware architecture of scalar multiplication for binary elliptic curve cryptosystems
-

doi
10.1016/j.mejo.2016.03.006
Article type
Journal
https://people.iut.ac.ir/en/sayedi/content/1617108