FPGA Design using Verilog HDL