Low-Power Dual-Edge Triggered State Retention Scan Flip-Flop
-
-
The 19th International Workshop on Power and Timing Modeling Optimization and Simulation ( PATMOS 2009 )
doi
Date : 1388-06
Article type
Conference
Low-Power Dual-Edge Triggered State Retention Scan Flip-Flop
×
https://people.iut.ac.ir/en/hsaidi/content/1658480?view=qrcode