Efficient Folded VLSI Architectures for Linear Prediction Error Filters

Efficient Folded VLSI Architectures for Linear Prediction Error Filters
-
-
GLSVLSI 2012

doi
Article type
Conference
https://people.iut.ac.ir/en/amirfattahi/content/1653057