FPGA based fast and high-throughput 2-slow retiming 128-bit AES encryption algorithm

FPGA based fast and high-throughput 2-slow retiming 128-bit AES encryption algorithm
-

doi
Article type
Journal
https://people.iut.ac.ir/en/farashahi/content/1622087