FPGA based fast and high-throughput 2-slow retiming 128-bit AES encryption algorithm - doi # Date : 1393-05 Article type Journal